We present measurements of bias triangles in several biasing configurations. Thorough analysis of the data allows us to present data from all four possible bias configurations on a single plot in chemical potential space. This presentation allows comparison between different biasing directions to be made in a clean and straightforward manner. Our analysis and presentation will prove useful in demonstrations of Pauli-spin blockade where comparisons between different biasing directions are paramount. The long term stability of the CMOS compatible Si/SiO 2 only architecture leads to the success of this analysis. We also propose a simple variation to this analysis that will extend its use to systems lacking the long term stability of these devices. * Perronjk@gmail.com † Neil.Zimmerman@nist.gov or by phone at +1 301 975 5887 1 arXiv:1501.03402v1 [cond-mat.mes-hall]
Generally, if someone wishes to determine the spin state of an electron in a solid state system they must employ some form of spin-to-charge conversion. One popular method exploits the phenomenon of Pauli-spin blockade, where transport through series quantum dots is strongly influenced by the spin state of the electrons in the device. There have been a number of impressive studies on Pauli-spin blockade in a variety of systems, including GaAs [1] , SiGe [2] , atomically precise phosphorous donor devices in Si [3] , and finally, Al [4] and Si [5] gated quantum dots. In these studies the primary evidence for Pauli-spin blockade arises from the comparison of bias triangles in opposite current directions. However, the 3D nature of this type of data requires data from different bias directions to be plotted separately.
This makes comparisons between data sets cumbersome. Furthermore, triangles measured in different biasing configurations are shifted in voltage space. This is due not only to the capacitive coupling between the leads and the quantum dots but also any charge instabilities or drifts that occur between measurements. For these reasons, comparison of the shapes and sizes of bias triangles in previous studies have not been straightforward. As a precursor to studies on Pauli-spin blockade we present measurements of bias triangles. In addition to the usual positive and negative drain bias configurations we also present measurements in the positive and negative source configurations. The absence of Pauli-spin blockade allows a straightforward interpretation of the data. Thus, we use these measurements to validate a new method of analysis. Our analysis corrects for the coupling of the leads to the dots allowing for a much cleaner presentation of data from all four biasing setups on a single plot.
This makes comparisons between biasing directions much simpler.
All measurements discussed in this manuscript were made with the device mounted on the mixing chamber stage of a dilution refrigerator with a base temperature of about 50 mK. The double quantum dot was formed in a CMOS-compatible Si nanowire. A schematic diagram of the device is shown in figure 1a . The single crystal nanowire is formed by mesa etching a 40 nm wide wire in the 30 nm thick Si layer of a silicon on insulator wafer. A high quality SiO 2 gate oxide is grown before depositing a gate layer of phosphorous doped polysilicon.
This layer is etched into three 40 nm long conformal finger gates aligned perpendicular to the nanowire and spaced 40 nm edge-to-edge. These gates are used to electrostatically create conduction barriers in the nanowire as well as control the dot chemical potentials. A second high quality SiO 2 layer is then formed on top of which a second gate layer of doped polysilicon is deposited. This layer forms a global upper gate that is used to invert the Si In order to measure the multiple biasing configurations necessary for this study, these two circuits were switched repeatedly. It is common to see uncontrolled changes in nano-device behaviour when changing the circuit configuration. The remarkable circuit stability across these changes is crucial to the success of the analysis discussed later.
To model the device we use the capacitance diagram in figure 1b . [6] . There is reasonable agreement between the gate capacitances, C LGS and C LGD and these values are also consistent with a more comprehensive study on these types of devices [7] . However, there is a significant difference in the value of the coupling capacitance C m . We speculate that this is due to the influence of the LGD and LGS gates on the barrier under LGC. To measure C m , the device is configured to operate as a single dot between either LGD and LGC or LGS and LGC. During this measurement, the voltage on the lower gate not used in forming the dot is roughly 1.7 V above the value applied in double dot measurements. This voltage difference not only removes the barrier underneath said gate but also weakens the barriers formed under adjacent gates and therefore leads to a higher value of C m .
The chemical potentials of the dots are defined as
Using the capacitive model of our system we determine the chemical potentials of the source and drain dots with N S and N D electrons respectively as
and
Here E SD and E DD are the dot charging energies given by
The coupling energy, E Cm is defined as
with e the electron charge, C SD and C DD the total capacitances of each dot [8] . When biasing the drain lead (red circuit in figure 1a) V S is equal to the potential of the input to the current preamplifier (close to ground), as is V D when biasing the source lead (blue circuit in figure 1a)
These chemical potentials can be used to determine the equilibrium charge configuration of the double dot. This is the familiar "gravitational picture" where electrons fall to the lowest available chemical potentials. As described in van der Wiel et al. [6] the number of electrons on the dots, N S and N D , are fixed for large regions of gate voltage space. These occupation numbers only change when a gate voltage(s) is changed in such a way that the chemical potential of a dot is lowered below that of the leads µ S(D) or that of the neighboring dot. These boundaries between stable charge regions can be experimentally mapped out by measuring a response sensitive to charge reconfigurations in the device, such as a nearby quantum point contact [9] or single electron transistor [10, 11] or, as recently shown, the dispersive response of one of the device gates [12] . In this manuscript, however, we measured the transport through the device. This method is only sensitive to current through the double quantum dot which can occur via electron or hole transport. In electron transport the charge state of the device cycles through the (
configurations while hole transport occurs through the transitions (N S + 1, Applying these conditions to equations 1 and 2 we determine the slopes of the triangle edges to be
From these slopes, V open and a measurement of (x 1 , y 1 ) we can determine the coordinates of the other two vertices in this bias configuration.
For the general case, all three vertices are determined by two effects: i) when the biasing condition is changed, the µ = 0 point is shifted in gate voltage due to the capacitive coupling between the leads and the quantum dots. ii) Vertices (x 2 , y 2 ), ( 
to be
with ∆ denoting the difference between the measurement configurations. Using these shifts, and analysis similar to the V D > 0 case discussed above for effect ii), we can determine the coordinates of the bias triangle vertices in both drain-biased and source-biased configurations. These are given in table II where V *
LGD and V *
LGS are the experimental coordinates of the µ = 0 point in a single measurement (where ∆V LGD ≡ ∆V LGS ≡ 0), and where
− V of f set with V of f set being the small voltage offset of the current preamplifier input.
TABLE II: Vertex coordinates in voltage space
Drain biased configuration Source biased configuration The analysis resulting in table II provides a description of the triangle edges predicted by our model, which can be compared to the edges of measured triangles. To perform this comparison we must determine the edges of the measured triangles in a systematic way.
We achieve this by plotting a single contour at a current level just above the noise floor of constant) of the resonant condition which defines the edges in the theory. Therefore, the experimental contours constitute a slight overestimate of the triangle size. While we were unable to obtain an accurate measurement of T e due to structure in the zero bias Coulomb blockade peaks, we are confident that T e < 1 K. This corresponds to δµ ∼ 0.1 meV or δV gate ∼ 1.6 mV giving an upper bound on the overestimate.
As mentioned above, false color plots similar to those in figure 4 are what are typically used to make the comparisons that indicate Pauli-spin blockade. A much simpler comparison could be made if it was possible to display the relevant information from these figures on a single plot. This is done in figure 5a , which shows the electron triangle data from all four biasing setups in figure 4 using the single contour method. Also plotted are the triangle edges calculated using table II. When presented this way triangles overlap with each other making the plot much too busy for a simple comparison. This overlap arises from two primary causes, the capacitive coupling of biasing leads to the quantum dots and charge offset drift Q 0 (t).
In devices using only high quality silicon-dioxide for dielectric layers, the issue of charge offset drift and charge reconfigurations is minimal [13] . This allows us, knowing the capacitances in table I, to remove the overlap seen in figure 5a. We do this in figure 5b by converting the plot from voltage space to chemical potential space where ∆µ
LGD , V *
LGS ). In this figure we have chosen to plot the negative of ∆µ SD(DD) so the triangles have similar orientation to those in figure 5a. Theory predicts the bias triangles plotted this way should be right angle triangles extending in different directions from the µ = 0 point. This greatly simplifies the predicted vertices, from the complicated equations of table II, to x and y values of 0 or ±eV D(S) . It should be noted that the theory lines in figure 5a , and the conversion of the data for figure 5b, require only two input parameters, V *
LGS . Comparing the theory lines with the data we see reasonable agreement, in most places clearly better than the 40% uncertainty associated with some of the input capacitances. To quantify this, we note that the µ = 0 vertices are all within 0.2 meV of the origin. This agreement equates to a charge offset drift, Q 0 (t), in our experiment of 0.03-0.04e, consistent with a separate measurement [14] of Q 0 (t) interleaved with the bias triangle measurements (data not shown). This is a clear demonstration of the stability of not only the CMOS Si dots used in this measurement but also the measurement system. It is worth noting that circuit stability is far from guaranteed considering that, as discussed earlier, to apply bias voltages to opposite leads the circuit must be rewired between measurements.
Although the long term stability of our setup and devices allowed this analysis to succeed Also, discussions of series quantum dots generally rely upon the chemical potentials of the dots, not the applied voltages, and thus we feel data presented this way is more conducive to understanding.
Chemical potential space analysis similar to what is presented here may be useful in other systems as well, for example, in triple quantum dots, where a measured 2D voltage space can be very complicated [15] . In that case, it may be possible to work in a chemical potential space where a 2D plot would be neatly simplified by removing any contribution from motion of the chemical potential of the third dot. Secondly, compensation gating, where small voltages are applied to a second gate while sweeping or pulsing the gate of interest to prevent unwanted excursions in the chemical potential of a dot [16, 17] , is easily understood using the chemical potential space picture. The type of analysis used in this paper provides a quantitative prediction of the magnitude of compensation voltages which may assist in experimental implementations.
In summary, we have measured bias triangles in a CMOS Si/SiO 2 series double quantum dot in four different biasing setups. By determining the location in voltage space of a single corner of one triangle, we were able to predict the position and shapes of subsequent triangles using a simple capacitive model. With this model we converted the data from voltage space to chemical potential space where all four bias measurements of electron triangles could be clearly displayed on a single plot. This presentation will aid with the comparisons made in studies of Pauli-spin blockade. The analysis is performed using capacitances measured separately and only two input parameters. Finally, we proposed instances where using this analysis to plot data in chemical potential space should be beneficial to the community.
